of the floating gate; [, a portion of the insulator not covering the floating gate having a second thickness that is greater than the first thickness; and]

polishing the insulator <u>layer to reduce the thickness of the insulator layer and</u>
to provide a planar surface that exposes a top surface of the [until the second thickness is substantially equal to the first thickness, whereby polishing the insulator produces a] floating gate and <u>the</u> insulator layer; <u>and</u>

depositing a dielectric layer on the planar surface over the exposed top surface of the floating gate and the insulator layer.

- 2. (Arnended) The method of claim 1, wherein the insulator <u>layer comprises</u> [is a high quality] <u>a furnace grown</u> oxide.
- 3. (Amended) The method of claim 1, wherein the [first] thickness of the floating gate is [no more than approximately] between approximately 500 Å and 2000 Å, and the [second] thickness of the insulator layer, when deposited, is between approximately 1000 Å and 5000 Å.
- 4. (Amended) The method of claim 1, wherein polishing the insulator <u>layer</u> includes chemical mechanical polishing.
  - 5. (Amended) The method of claim 1, further comprising:

[depositing a dielectric layer on the floating gate and insulator layer;]

depositing a control gate layer on the dielectric layer; and

etching the control gate layer and the dielectric layer to form a stacked gate structure of the flash memory cell.

at cont

LAW OFFICES OF SKJERVEN MORRILL MACPHERSON ILP

25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110 (408) 453-9200 FAX (408) 453-7979

714206 v1 / PF-OA [Rev. 000913]

7. (Amended) A method of making a flash memory cell having a substrate and a tunnel oxide formed on the substrate, the method comprising:

depositing a floating gate layer on the tunnel oxide to[, the floating gate layer having] a first thickness;

etching the floating gate layer, to provide a floating gate;

forming an oxide on exposed surfaces of the floating gate;

depositing an insulator <u>layer</u> on the substrate[, the insulator covering the] <u>and</u>
the floating gate[, a portion of the insulator not covering the floating gate having a
second] <u>such that the insulator layer has a</u> thickness that is greater than the first
thickness; [and]

polishing the insulator <u>layer to provide a planar surface that exposes a top</u>

<u>surface of the [until the second thickness is substantially equal to the first thickness, whereby polishing the insulator produces a] floating gate and <u>the insulator layer; and</u></u>

depositing a dielectric layer on the planar surface over the exposed top surface of the floating gate and the insulator layer.

- 8. (Amended) The method of claim 7, wherein the insulator [is a high quality] comprises a furnace grown oxide.
- 9. (Amended) The method of claim 7, wherein the first thickness is [no more than] between approximately 500Å and 2000 Å, and the [second] thickness of the insulator layer, when deposited, is between approximately 1000 Å and 5000 Å.

. LAW OFFICES OF

> 25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110 (408) 453-9200 FAX (408) 453-7979

- 10. (Amended) The method of claim 7, wherein polishing the insulator <u>layer</u> includes chemical mechanical polishing.
  - 11. (Amended) The method of claim 7, further comprising:

[depositing a dielectric layer on the floating gate and insulator layer;]

depositing a control gate layer on the dielectric layer; and

etching the control gate layer and the dielectric layer to form a stacked gate structure of the flash memory cell.

## **REMARKS**

Claims 1-15 were pending prior to the above amendments. Claim 13 is canceled.

Claims 1-5 and 7-11 are amended to more particularly point out and distinctly claim

Applicants' invention.

The Examiner rejected Claims 1-15 under 35 U.S.C. § 112, second paragraph, as being indefinite. As amended, Applicants respectfully submit that the Examiner's objections are overcome.

The Examiner rejected Claims 1-2, 4-8 and 10-12 under 35 U.S.C. § 102(e) as being anticipated by U.S. Patent 5,962,889 ("Yamauchi"). The Examiner states:

Yamauchi et al. discloses a method for forming a semiconductor device, which comprises providing a substrate 1; forming tunnel oxide 2 on the substrate; depositing a floating gate layer on the tunnel oxide, the floating gate layer having a first thickness; etching the floating gate layer to form floating gate 3; depositing an insulator 7 on the substrate, the insulator covering the floating gate, a portion of the insulator not covering the floating gate having a second thickness that is greater than the first thickness; and polishing the insulator until the second thickness is substantially equal to the first thickness.

LAW OFFICES OF SKJERVEN MORRILL MACPHERSON LLP

ant

25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110 (408) 453-9200 FAX (408) 453-7979

Serial No. 09/430,366